Next: SSP Instructions (alphabetic Up: Specifications Previous: Programmable Logic Devices

Other Components

When the Cable Segment Drivers are fitted, but no Cable Segment is connected, the segment lines may sometimes float high. If the Cable RB, WT or AS lines are high the SSP will hang. Socketed 10K resistors R021, R022, R042 (near F5L8) will pull these lines low; they may be removed if necessary when a cable segment is connected.

Sockets are provided for Cable Segment drivers. Either CERN hybrid drivers or KEK-CSD hybrids may be fitted. Pin 10 of the CERN hybrids must be set at -1.4V. This voltages () is supplied by the Cable Segment receivers. Pin 10 of the KEK hybrids is grounded internally; accordingly pin 10 of KEK hybrids must be cut for correct operation of the receivers.

A DIPswitch (J9L9) controls the data cycle length for the FPWBP pipeline write block transfer operation. The delay is 2's complement binary coded in units of 20ns. All switches open corresponds to a maximum DS - DS period of around 300ns.



Next: SSP Instructions (alphabetic Up: Specifications Previous: Programmable Logic Devices


A.Daviel,TRIUMF