7.2.7 Logical Address Register (CSR#3)

This is a sixteen bit wide register, which can be loaded with data on the data bus (using ILAR). Its output is masked by the internal address width select logic, to set those bits which are in the internal address field to low. The output of the mask goes to the data multiplexer for read CSR#03 operations, and to the logical address check circuit.