Five control lines (IAW(4:0)) select the width of the internal address field for the chip, from zero to sixteen bits. The appropriate fields are masked at the output of the logical address register, in the logical address check, and when loading the NTA register with an internal address.