A sixteen bit wide data latch is loadable from the bus. A high on IEL places the latch in the transparent mode, a low locks in data which meets the setup requirement. The data latch is used to buffer data in pipeline transfers.