A parity checking circuit is connected to the data bus. At times other than when the NTA is being incremented, parity information is cascaded between the chips and passed to the external control logic on the BGPC and OCP pins.
