Next: A PRELIMINARY SPECIFICATION FOR Up: 11 Application notes Previous: 11.15 Application Note #15

11.16 Application Note #16 - Simple FASTBUS Slave Implementation

Figure 18 on page shows a simple Slave implemented using one PCL and two ADI gate arrays. ECL-TTL transceivers are required (shown as blocks), but are not specified in the example. Brooktree BT501s or 10124/10125 combinations may be used. One transceiver block is ECL to TTL, one is TTL to ECL and one is bi-directional.

To meet the FASTBUS requirement that unused bits read as zero, some means (not shown) must be included to drive the user bus BD(31:8) to a low level during reads. This might consist of 10k resistors to GND or active buffers driving the bus low.



Next: A PRELIMINARY SPECIFICATION FOR Up: 11 Application notes Previous: 11.15 Application Note #15


A.Daviel,TRIUMF