Next: 4.1.5 Dataspace Management
Up: 4.1 FASTBUS Slave Interface
Previous: 4.1.3 Address Data Interface
This section is responsible for mapping the different registers within the
module to the FASTBUS Internal Address, and the generation of appropriate
Slave Status (SS) responses. It is implemented in one PLD.
Next: 4.1.5 Dataspace Management
Up: 4.1 FASTBUS Slave Interface
Previous: 4.1.3 Address Data Interface