This section contains the 32-bit address and data path to FASTBUS. It handles
Geographic, Logical and Broadcast Class N address recognition, Next Transfer
Address increment, and a degree of address decoding. It is implemented in two
gate-array chips (ADIs
).