This section controls the behaviour of the module as a FASTBUS Slave. It is implemented in one gate-array chip (the PCL).
).