![](http://sundae.triumf.ca/pub2/nikos/index_motif.gif)
Next: 9.2.2 JK type register
Up: 9.2 Register Types
Previous: 9.2 Register Types
During a write operation, the register is loaded from FASTBUS. Following a
block transfer or pipelined cycle, the Next Transfer Address is incremented.
This is the normal type.
![](http://sundae.triumf.ca/pub2/nikos/index_motif.gif)
Next: 9.2.2 JK type register
Up: 9.2 Register Types
Previous: 9.2 Register Types