Figure 2 shows one daughterboard.
Most of the functionality of the daughterboard is contained in the gate array. External FIFO memories are used to reduce the gate and pin count of the array, so that a smaller array may be used.
