Next: B Motherboard
Up: ii Design
Previous: ii Design
The module consists of a multilayer FASTBUS motherboard incorporating the slave interface and ECL receivers, populated by 16 daughterboards (one per channel). Each daughterboard contains a gate array and associated FIFO memories which form a compactor for one channel. A single-width front panel contains 3 LEDs and sixteen 16-pin high density IDC compatible connectors.
Next: B Motherboard
Up: ii Design
Previous: ii Design